Next-gen lithographic techniques and smarter chip architectures will help rein in AI’s power requirements.

Source thesis

DCVC discusses new lithography and chip architectures as ways to reduce AI's power requirements. Examples include changes to mask methods and stacked chiplets that shorten interconnects; the thesis concerns semiconductor fabrication and architecture, not simply making existing software more efficient.